Time-dependent change in threshold voltage, due to generation of interface/bulk traps, degrades drain current of field effect transistors. In this paper, we show-both theoretically and experimentally-the intriguing possibility of designing degradation-free transistors ͑with time-invariant drain current͒, where the degradation in threshold voltage is exactly compensated by improvement in mobility. Such transistors would reduce parametric reliability being a key concern for supply voltage scaling and thereby improve integrated circuit performance by minimizing the guard band voltage used in very large scale integrated circuit design. There are various types of time-dependent reliability concerns: for example, in case of p-type MOS ͑PMOS͒ transistors, degradation occurs at negative bias and is denoted as negative bias temperature instability ͑NBTI͒.
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With miniaturization of metal-oxide-semiconductor ͑MOS͒ transistors following Moore's law, parameters such as channel length ͑L͒, effective oxide thickness ͑EOT͒, etc., continue to be scaled down, without corresponding reduction in supply voltage ͑V DD ͒.
1 Thus, oxide electric field ͑E ox ͒ under normal operation has continuously increased with each technology generation over the last fifteen years. Increasing E ox does improve drive current and, therefore, the initial ͑time-zero͒ performance, but over time it results in higher degradation of transistor parameters such as threshold volt-
There are various types of time-dependent reliability concerns: for example, in case of p-type MOS ͑PMOS͒ transistors, degradation occurs at negative bias and is denoted as negative bias temperature instability ͑NBTI͒.
2 Similarly, for n-type MOS ͑NMOS͒ transistors, a positive bias results in positive bias temperature instability ͑PBTI͒.
3 To mitigate the effect of degradation, circuit designers often use an extra guard band voltage, over and above the required voltage for operation. 4 Such guard band ensures that the degraded transistor will continue to properly operate ͑that is, still have sufficient drain current͒ until the end of product lifetime.
In this paper, we identify a device design principle that has the potential to minimize ͑even possibly eliminate͒ the I D variation ͑⌬I D ͒ due to V T degradation ͑⌬V T ͒. This approach might allow us to significantly reduce the guard band voltage for integrated circuit ͑IC͒ design with corresponding improvement in power dissipation ͑for a given circuit speed͒ or speed ͑for a given power dissipation͒. We illustrate this concept of I D resilience in MOS technology based on our analysis of uniaxially strained PMOS transistors, studied under NBTI stress condition. 
Here, parameters with subscript ͑0͒ are those measured before stress. As transistor degrades, interface and bulk traps are generated, 2,8 which causes an increase in ͉⌬V T ͉ over time. Thus, there is a corresponding reduction of ͉͑V G ͉ − ͉V T ͉͒, or equivalently a negative contribution toward ⌬I D through the second factor in Eq. ͑1͒. If this change in the V T could be compensated by an increase in eff ͓i.e., positive ⌬ eff / eff0 compensating negative −͉⌬V T / ͑V G − V T0 ͉͒ in Eq. ͑1͔͒, one may anticipate reduced ⌬I D over time. Now, the question is "Whether it is possible to improve eff of a transistor, while its V T is degrading over time." After all, the origin of ⌬V T for PMOS NBTI ͑Refs. 2 and 8͒ is mainly due to the positively charged traps at the Si/ SiO 2 interface, with additional contributions from hole trapping in bulk traps for films with high nitrogen concentration/high-. Should these interface and bulk trapped charges not reduce eff through enhanced coulomb scattering? 9 A careful analysis of effective mobility, however, shows that 10,11 the presumption of reduced eff with degradation is true only if eff is measured at constant ͉E eff ͉ ͓A-B in Fig.  1͑a͔͒ . Here, ͉E eff ͉ for PMOS is expressed as 9 ͉E eff ͉ = ͉͑Q dep ͉ + ͉Q inv ͉ / 3͒ / Si , where ͉Q dep ͉ is the depletion charge, ͉Q inv ͉ is the inversion charge, and Si is the dielectric constant of Si. However, under normal operating condition, a transistor is not stressed at constant E eff , but rather with constant V G ͑dur-ing dc operation͒, or switched between V G and 0 ͑during ac operation͒. Thus, as the device degrades ͑i.e., ͉⌬V T ͉ increases͒ at constant V G , ͉E eff ͉ cannot and does not remain constant. This is intuitively obvious because degradation for PMOS at NBTI stress creates positive charges at the interface and oxide bulk, thus, reducing both ͉Q inv ͉ and ͉Q dep ͉ in order to satisfy the electrostatics between gate and substrate. Hence, ͉E eff ͉ decreases in NBTI degradation and if this reduction is sufficiently large ͓B→C in Fig. 1͑a͒ ; such movement is always present independent of interface and bulk traps͔, then at constant ͉V G ͉, there would be an increase in eff ͓A→C in Fig. 1͑a͒ ; independent of interface and bulk traps͔ due to NBTI degradation. 10 Therefore, the necessary condition for eff to increase with degradation ͓ultimately providing reduced sensitivity of I D to NBTI degradation, see Eq. ͑1͔͒ is the sufficiently large negative steepness of the eff versus ͉E eff ͉ curve at the point of transistor operation.
To experimentally verify our hypothesis, we choose three types of uniaxially strained transistors ͑which are compressively strained using SiGe source/drain and contact etch stop layer͒ having L = 0.13, 0.26, and 1 m ͑EOT ϳ 1.4 nm͒. For similar etch depth and contact etch stop layer, short-channel transistors are expected to have more strain compared to long channel transistors, 12 which is evident from the eff versus ͉E eff ͉ curve for these three transistors ͓Fig. 1͑b͔͒. Moreover, we observe an increase in steepness of eff versus ͉E eff ͉ curve with reduced L ͑i.e., increasing strain͒. Thus, 0.13 m transistors ͑relatively speaking͒ have the requisite property for I D resilience against degradation. Figure 2͑c͒ verifies that for 0.13 m transistors, ⌬I D is indeed lower ͑almost no ⌬I D at ͉V G ͉ ജ 1.7 V͒ compared to longer-channel transistors. This can be explained by using the ⌬ eff / eff0 measurements for these transistors ͑Fig. 3͒. We observe ⌬ eff / eff0 to be always positive for 0.13 m transistors ͓Fig. 3͑c͔͒, which compensates the effect of ⌬V T , thus, resulting to reduced variation in ⌬I D . Such resilience in ⌬I D is more effective at higher ͉V G ͉, where the second term in Eq. ͑1͒ is less negative. To further validate our analysis, we consider the degradation of L =1 m transistors. Under similar operating condition, ⌬ eff / eff0 is negative ͓Fig. 3͑a͔͒, which then adds up with the second term in Eq. ͑1͒ and, hence, no compensation in ⌬I D is possible. Similarly, Fig. 3͑b͒ indicates that 0.26 m transistors ͑which have intermediate steepness for eff versus ͉E eff ͉ curves͒ have negative ⌬ eff / eff0 at lower V G ͑similar to 1 m transistors͒ but it becomes positive at higher V G ͑similar to 0.13 m transistors͒. All these transistors show degradation in ⌬ eff / eff0 , when measured at constant E eff , irrespective of the steepness in eff versus ͉E eff ͉ relationship-a fact that is well known in classical reliability literature.
2, 10, 13 In the preceding section, we have shown that resilience in ⌬I D is possible for 0.13 m transistors 14 for ͉V G ͉ ജ 1.7 V. However, it would be preferable if I D remained invariant at operating condition for a given technology node ͓i.e., at ͉V G ͉ = 1.1 V for our devices having EOT= 1.4 nm. ͑Ref. 1͔͒. To achieve such invariance, we consider hypothetical transistors either ͑i͒ having steeper eff versus ͉E eff ͉ relationship than the one obtained for 0.13 m transistors ͓up triangles in Fig. 1͑b͔͒ or ͑ii͒ having similarly steep eff versus ͉E eff ͉ relationship, as obtained for 0.13 m transistor but with reduced mobility ͓down triangles in Fig. 1͑b͔͒ . For such hypothetical 0.13 m transistors ͓which have higher ⌬ eff / eff0 compared to the one shown in Fig. 3͑c͔͒ , we calculate ⌬I D Ͻ 1% at ͉V G ͉ = 1.1 V. Thus, in order to design field effect transistors with both optimum performance and reliability, we suggest transistor designers to set the eff to a certain optimum value at the operating condition ͑to ensure desired performance metrics such as I D , delay, etc.͒ and then tune the steepness of eff versus ͉E eff ͉ curve at that operating point ͑by varying the strain parameters 12,15 ͒, thereby ensuring I D resilience to time-dependent parametric degradation. In digital IC design, L is fixed for each technology node. Hence, strain parameters, 12, 15 except L, can be varied to achieve the desired eff versus ͉E eff ͉ curve. On the other hand, for analog IC design, L is optimized to ensure desired g m and output resistance. 16 In such cases, steepness of eff versus ͉E eff ͉ curve will have to be individually adjusted ͑which could be more challenging compared to digital design͒, for transistors having different L, through variation in different strain parameters. 12, 15 So far, we have discussed the minimization of ⌬I D in PMOS transistors operating in the linear regime, whereas in practice, these transistors are normally operated in saturation condition for digital circuit applications. We observe that the shortest-channel ͑0.13 m͒ transistors under study also provide similar improvement ͑Ͻ2% at ͉V G ͉ = 2.0 V͒ in saturation condition ͑insets of Fig. 2͒ . We characterize I D in saturation region ͑I D,sat ͒ by using I D,sat = A͑V G − V T ͒ ␣ and observe that the compensation between the variation in A and V T ͑similar to the compensation between eff and V T in linear region͒ ensures resilience of I D,sat to NBTI degradation. Our analysis involving Natori/Lundstrom's scattering theory 17 also show that the prefactor A is related to ͑low-field͒ eff and V T in such a way that any change in I D,lin is also correlated to corresponding change in I D,sat . Such invariance in I D,sat will enable operation of digital circuits with negligible variation in circuit delay 4,18 and f max ͑maximum operating frequency͒. Finally, all very large scale integrated circuit design currently uses a guard band voltage, 4 over and above the voltage needed for time-zero operation, to mitigate the effects of process variation and time-dependent shifts. As our proposed transistor design principle has inherent resilience to ⌬V T ͑irrespective of its magnitude͒, it offers the possibility of significantly reducing this guard band. As a result, it might be possible to reduce the supply voltage ͑V DD ͒, which has been clamped to ϳ1.0 V for the last three MOS generations, 1 with corresponding reduction in power consumption. In conclusion, we have demonstrated that existing MOS transistors using strained technology can minimize the time-dependent drift of I D due to ⌬V T by using a novel scheme of optimizing the magnitude and slope of eff versus ͉E eff ͉ relationship at operating condition.
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